• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      avant
      avant 50 Points
    • 2
      JV202605125312
      JV202605125312 30 Points
    • 3
      MZ20250602835
      MZ20250602835 20 Points
    • 4
      excellon1
      excellon1 15 Points
    • 4
      JCTEYSSIER0
      JCTEYSSIER0 15 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,588 Points
    • 2
      oldmouldy
      oldmouldy 10,805 Points
    • 3
      eDave
      eDave 7,391 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,458 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    no doubt this is a silly question...

    Category: PCB Design

    By gdallas

    •

    updated over 12 years ago by gdallas

    2 replies • 13888 views
  • Discussion

    Changing DRC ( Spacing Constraint) rules in allegro.

    Category: PCB Design

    By RFStuff

    •

    updated over 12 years ago by redwire

    1 replies • 18116 views
  • Discussion

    Retrive Total etch length on Netclass

    Category: Allegro X PCB Editor

    By Pawandeep

    •

    updated over 12 years ago by Pawandeep

    2 replies • 14461 views
  • Discussion

    Design Rules Question

    Category: PCB Design

    By gdallas

    •

    updated over 12 years ago by chads108

    1 replies • 13719 views
  • Discussion

    Simulating with 48 pin QFN package

    Category: Allegro X APD

    By Shameel

    •

    started over 12 years ago

    0 replies • 13908 views
  • Discussion

    netlisting probleme

    Category: PCB Design

    By hamzagh

    •

    updated over 12 years ago by ScottCad

    1 replies • 13603 views
  • Discussion

    removing underscore on refdes

    Category: Allegro X PCB Editor

    By seyerfred

    •

    updated over 12 years ago by seyerfred

    6 replies • 17729 views
  • Discussion

    Search for part - search subdirectories or more than one path

    Category: PCB Design

    By FrazerN

    •

    updated over 12 years ago by MikeRector

    1 replies • 898 views
  • Discussion

    Not able to Simulate the extracted topology in the SigXplorer 16.6

    Category: PCB Design

    By Sumit Sharma

    •

    updated over 12 years ago by Wild

    3 replies • 15393 views
  • Discussion

    how to hide Anti pad of Via?

    Category: PCB Design

    By newstyle

    •

    started over 12 years ago

    0 replies • 13977 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information