• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      JCTEYSSIER0
      JCTEYSSIER0 105 Points
    • 2
      ltoohey
      ltoohey 65 Points
    • 3
      Hoangkhoipcb
      Hoangkhoipcb 50 Points
    • 4
      Robert Finley
      Robert Finley 40 Points
    • 5
      oldmouldy
      oldmouldy 35 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,738 Points
    • 2
      oldmouldy
      oldmouldy 10,955 Points
    • 3
      eDave
      eDave 7,501 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,236 Points
    • 5
      redwire
      redwire 5,003 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Topology extraction slowdown

    Category: PCB Design

    By tltoth

    •

    started over 12 years ago

    0 replies • 13021 views
  • Discussion

    Bug in Constraint Manager when changing Thru Via To Shape

    Category: PCB Design

    By aricbeaver

    •

    updated over 12 years ago by aricbeaver

    2 replies • 13893 views
  • Discussion

    How to multiple select on GRID?

    Category: Allegro X PCB Editor

    By eDaNoy

    •

    started over 12 years ago

    0 replies • 13081 views
  • Discussion

    SLPS Option error

    Category: PCB Design

    By vin5488

    •

    updated over 12 years ago by taquionbcn

    7 replies • 17077 views
  • Discussion

    Netlist error in orcad capture

    Category: PCB Design

    By RKARTHI

    •

    updated over 12 years ago by oldmouldy

    1 replies • 19198 views
  • Discussion

    Cross Section Impedance Calculator

    Category: PCB Design

    By budnoel

    •

    updated over 12 years ago by budnoel

    4 replies • 17748 views
  • Discussion

    Pre-Routing analysis

    Category: PCB Design

    By giriprasad v

    •

    updated over 12 years ago by tltoth

    1 replies • 13650 views
  • Discussion

    pcb design

    Category: PCB Design

    By chaa

    •

    updated over 12 years ago by redwire

    1 replies • 13157 views
  • Discussion

    Shape Outside Segment

    Category: Allegro X PCB Editor

    By eDaJun

    •

    updated over 12 years ago by eDave

    3 replies • 14870 views
  • Discussion

    Cross Section Imp Calculator (2nd image)

    Category: PCB Design

    By budnoel

    •

    started over 12 years ago

    0 replies • 13168 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information