• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      CF202606104231
      CF202606104231 45 Points
    • 2
      avant
      avant 25 Points
    • 3
      SG20260713408
      SG20260713408 20 Points
    • 3
      TL202608111936
      TL202608111936 20 Points
    • 5
      Electro Node
      Electro Node 15 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,523 Points
    • 2
      oldmouldy
      oldmouldy 10,615 Points
    • 3
      eDave
      eDave 7,286 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,178 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Where to copy .il files (total process)

    Category: Allegro X PCB Editor

    By PAVANRKS

    •

    updated over 12 years ago by PAVANRKS

    2 replies • 15016 views
  • Discussion

    ground polygon in between parallel bus lines

    Category: PCB Design

    By baltING

    •

    updated over 12 years ago by redwire

    1 replies • 14276 views
  • Discussion

    Problems with no pspice template

    Category: PCB Design

    By gambit19

    •

    updated over 12 years ago by Alok Tripathi

    1 replies • 18183 views
  • Discussion

    IPC: side orientation of parts, netlist IPC-D-356

    Category: PCB Design

    By TooBorg

    •

    updated over 12 years ago by TooBorg

    4 replies • 16299 views
  • Discussion

    Removing 0 width warning during artwork generation

    Category: PCB Design

    By Kabal

    •

    updated over 12 years ago by steve

    3 replies • 14664 views
  • Discussion

    Setup materials with materials.dat

    Category: PCB Design

    By admin

    •

    updated over 12 years ago by admin

    2 replies • 17577 views
  • Discussion

    New design defaults in Allegro 16.6

    Category: PCB Design

    By joma

    •

    updated over 12 years ago by joma

    2 replies • 14190 views
  • Discussion

    New 16.5 user

    Category: PCB Design

    By TH Designs

    •

    updated over 12 years ago by Leeya

    18 replies • 24859 views
  • Discussion

    How to change signal globewise in concept hdl?

    Category: PCB Design

    By giriprasad v

    •

    updated over 12 years ago by Jerry GenPart

    1 replies • 14184 views
  • Discussion

    Shape to line distance issue

    Category: PCB Design

    By FrancisFogarty

    •

    updated over 12 years ago by FrancisFogarty

    7 replies • 17768 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information