• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      JCTEYSSIER0
      JCTEYSSIER0 105 Points
    • 2
      ltoohey
      ltoohey 65 Points
    • 3
      Hoangkhoipcb
      Hoangkhoipcb 50 Points
    • 4
      oldmouldy
      oldmouldy 40 Points
    • 4
      Robert Finley
      Robert Finley 40 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,738 Points
    • 2
      oldmouldy
      oldmouldy 10,955 Points
    • 3
      eDave
      eDave 7,501 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,236 Points
    • 5
      redwire
      redwire 5,003 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Error: Cannot find Pin1 defined in PSPICETEMPLATE on instance I1

    Category: PCB Design

    By Akhil Jai

    •

    updated over 12 years ago by oldmouldy

    3 replies • 14245 views
  • Discussion

    How do you control what layer a via connects to?

    Category: PCB Design

    By Oscilliscoper

    •

    updated over 12 years ago by redwire

    3 replies • 15763 views
  • Discussion

    Deciding the drill size and thickness of a via

    Category: PCB Design

    By Varun1610

    •

    updated over 12 years ago by oldmouldy

    1 replies • 13621 views
  • Discussion

    autosilkUtils.il

    Category: Allegro X PCB Editor

    By FormerMember

    •

    updated over 12 years ago by Cadence GDD

    38 replies • 32433 views
  • Discussion

    Via Z

    Category: PCB Design

    By budnoel

    •

    updated over 12 years ago by budnoel

    2 replies • 15104 views
  • Discussion

    Not able to route traces

    Category: PCB Design

    By Varun1610

    •

    updated over 12 years ago by Pawandeep

    1 replies • 13766 views
  • Discussion

    Inner Point of a PIN

    Category: Allegro X PCB Editor

    By eDaJun

    •

    updated over 12 years ago by Pawandeep

    5 replies • 14871 views
  • Discussion

    How do I resize a via that has already been placed?

    Category: PCB Design

    By Oscilliscoper

    •

    updated over 12 years ago by Oscilliscoper

    2 replies • 15026 views
  • Discussion

    Changing default web browser in Design entry HDL

    Category: PCB Design

    By mfutrell

    •

    started over 12 years ago

    0 replies • 13361 views
  • Discussion

    Unable to open V16.2 .brd file in V16.5 viewer

    Category: PCB Design

    By Don LeRoy

    •

    updated over 12 years ago by BlueJay

    3 replies • 15862 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information