• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      CF202606104231
      CF202606104231 45 Points
    • 2
      avant
      avant 25 Points
    • 3
      SG20260713408
      SG20260713408 20 Points
    • 3
      TL202608111936
      TL202608111936 20 Points
    • 5
      Electro Node
      Electro Node 15 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,523 Points
    • 2
      oldmouldy
      oldmouldy 10,615 Points
    • 3
      eDave
      eDave 7,286 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,178 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    how to exclude a cline segment from a net?

    Category: PCB Design

    By fontao90

    •

    updated over 13 years ago by fontao90

    2 replies • 14677 views
  • Discussion

    Capture Offpage Connectors

    Category: PCB Design

    By pcplod

    •

    updated over 13 years ago by pcplod

    2 replies • 19460 views
  • Discussion

    Example Skill Tutorial

    Category: Allegro X PCB Editor

    By JuergenWeber

    •

    updated over 13 years ago by joma

    6 replies • 22012 views
  • Discussion

    Using Parameters in Pspice models

    Category: PCB Design

    By AndyK1

    •

    updated over 13 years ago by Alok Tripathi

    2 replies • 22474 views
  • Discussion

    Automated way of creating Pspice models

    Category: PCB Design

    By AndyK1

    •

    started over 13 years ago

    0 replies • 13781 views
  • Discussion

    frf file for xilinx Kintex7

    Category: PCB Design

    By SoheilMah

    •

    started over 13 years ago

    0 replies • 14049 views
  • Discussion

    "Design cross section Report"

    Category: Allegro X PCB Editor

    By Nayyierwajih

    •

    updated over 13 years ago by steve

    1 replies • 1324 views
  • Discussion

    pcb-cutout

    Category: PCB Design

    By raj090988

    •

    updated over 13 years ago by redwire

    6 replies • 20806 views
  • Discussion

    Doubts about Allegro Design Entry HDL

    Category: PCB Design

    By Joao Demier

    •

    updated over 13 years ago by Joao Demier

    4 replies • 16415 views
  • Discussion

    "Design cross section Report"

    Category: PCB Design

    By Nayyierwajih

    •

    updated over 13 years ago by steve

    1 replies • 1038 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information