• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      ltoohey
      ltoohey 66 Points
    • 2
      Hoangkhoipcb
      Hoangkhoipcb 50 Points
    • 2
      JCTEYSSIER0
      JCTEYSSIER0 50 Points
    • 4
      oldmouldy
      oldmouldy 45 Points
    • 5
      steve
      steve 40 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,763 Points
    • 2
      oldmouldy
      oldmouldy 10,985 Points
    • 3
      eDave
      eDave 7,536 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,236 Points
    • 5
      redwire
      redwire 5,068 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Loading skill files

    Category: PCB Design

    By jemarods

    •

    updated over 12 years ago by seyerfred

    7 replies • 16792 views
  • Discussion

    Snap To Grid - No Way!

    Category: PCB Design

    By Roger BFS

    •

    updated over 12 years ago by Roger BFS

    3 replies • 7039 views
  • Discussion

    How is Net Resistance calculated?

    Category: PCB Design

    By Anonymous

    •

    started over 12 years ago

    0 replies • 13684 views
  • Discussion

    Net Capacitance Constraint in the Constraint Manager

    Category: PCB Design

    By LoveC

    •

    started over 12 years ago

    0 replies • 13996 views
  • Discussion

    Vertices or shape

    Category: PCB Design

    By budnoelnew

    •

    updated over 12 years ago by steve

    2 replies • 14053 views
  • Discussion

    Dangling lines problem

    Category: PCB Design

    By PRASH36

    •

    updated over 12 years ago by steve

    3 replies • 14674 views
  • Discussion

    How to make propety CDS_PHYS_NET_NAME invisible design entry HDL

    Category: PCB Design

    By Ashoktn

    •

    started over 12 years ago

    0 replies • 13651 views
  • Discussion

    Difference between OrCAD EE Designer V16.6 and EE Designer Plus V16.6

    Category: PCB Design

    By madhuraj

    •

    updated over 12 years ago by Alok Tripathi

    2 replies • 14603 views
  • Discussion

    Cost of Pspice A/D with Advanced Analysis

    Category: PCB Design

    By madhuraj

    •

    updated over 12 years ago by Alok Tripathi

    1 replies • 2437 views
  • Discussion

    Define via structure

    Category: PCB Design

    By ahkuih

    •

    updated over 12 years ago by girish

    1 replies • 14459 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information