• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      avant
      avant 55 Points
    • 1
      KS202606109251
      KS202606109251 55 Points
    • 3
      BC202603263145
      BC202603263145 26 Points
    • 4
      JV202605125312
      JV202605125312 20 Points
    • 4
      JR202606119023
      JR202606119023 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,598 Points
    • 2
      oldmouldy
      oldmouldy 10,805 Points
    • 3
      eDave
      eDave 7,391 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,458 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Net Capacitance Constraint in the Constraint Manager

    Category: PCB Design

    By LoveC

    •

    started over 13 years ago

    0 replies • 14632 views
  • Discussion

    Vertices or shape

    Category: PCB Design

    By budnoelnew

    •

    updated over 13 years ago by steve

    2 replies • 14698 views
  • Discussion

    Dangling lines problem

    Category: PCB Design

    By PRASH36

    •

    updated over 13 years ago by steve

    3 replies • 15413 views
  • Discussion

    How to make propety CDS_PHYS_NET_NAME invisible design entry HDL

    Category: PCB Design

    By Ashoktn

    •

    started over 13 years ago

    0 replies • 14236 views
  • Discussion

    Difference between OrCAD EE Designer V16.6 and EE Designer Plus V16.6

    Category: PCB Design

    By madhuraj

    •

    updated over 13 years ago by Alok Tripathi

    2 replies • 15265 views
  • Discussion

    Cost of Pspice A/D with Advanced Analysis

    Category: PCB Design

    By madhuraj

    •

    updated over 13 years ago by Alok Tripathi

    1 replies • 2577 views
  • Discussion

    Define via structure

    Category: PCB Design

    By ahkuih

    •

    updated over 13 years ago by girish

    1 replies • 15105 views
  • Discussion

    Reg: Spiral track routing guide lines

    Category: Allegro X PCB Editor

    By Balasubramania

    •

    updated over 13 years ago by knuhcrek

    1 replies • 14584 views
  • Discussion

    Hlp with pcb design

    Category: PCB Design

    By Vilius

    •

    updated over 13 years ago by kabalee

    1 replies • 14039 views
  • Discussion

    design tools

    Category: PCB Design

    By vvlak

    •

    updated over 13 years ago by kabalee

    1 replies • 13994 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information