• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      ltoohey
      ltoohey 66 Points
    • 2
      MZ20250602835
      MZ20250602835 62 Points
    • 3
      oldmouldy
      oldmouldy 55 Points
    • 4
      steve
      steve 45 Points
    • 4
      JCTEYSSIER0
      JCTEYSSIER0 45 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,823 Points
    • 2
      oldmouldy
      oldmouldy 11,015 Points
    • 3
      eDave
      eDave 7,551 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,236 Points
    • 5
      redwire
      redwire 5,078 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    How to get layer name for a particular net

    Category: PCB Design

    By pyohayo

    •

    updated over 13 years ago by pyohayo

    2 replies • 14868 views
  • Discussion

    anti pad disabled

    Category: PCB Design

    By AmyZhang

    •

    updated over 13 years ago by steve

    1 replies • 13913 views
  • Discussion

    Passing measured voltage as a .model parameter

    Category: PCB Design

    By IbIcIeIT

    •

    updated over 13 years ago by Alok Tripathi

    1 replies • 13546 views
  • Discussion

    Netlist Error

    Category: PCB Design

    By yadav

    •

    started over 13 years ago

    0 replies • 12997 views
  • Discussion

    Add edited by & automatically update on save for schematics

    Category: PCB Design

    By SMyersPCB

    •

    updated over 13 years ago by SMyersPCB

    4 replies • 1085 views
  • Discussion

    Duplicate the RefDes

    Category: PCB Design

    By PurdueMark

    •

    updated over 13 years ago by mcatramb91

    10 replies • 21448 views
  • Discussion

    How to use axlAirGap() to get minimum spacing between two cline segments

    Category: Allegro X PCB Editor

    By Bessy

    •

    updated over 13 years ago by Bessy

    2 replies • 14743 views
  • Discussion

    CIS Explorer - Refresh disabled

    Category: PCB Design

    By seddona

    •

    updated over 13 years ago by seddona

    1 replies • 1065 views
  • Discussion

    mcpcb manufacturer metal core pcb led Aluminium pcb huanyupcb.com

    Category: PCB Design

    By huanyupcbcn

    •

    updated over 13 years ago by Ron Scott

    1 replies • 13622 views
  • Discussion

    Text File Export

    Category: PCB Design

    By cdewitt

    •

    started over 13 years ago

    0 replies • 13399 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information