• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      KS202606109251
      KS202606109251 85 Points
    • 2
      avant
      avant 55 Points
    • 3
      Electro Node
      Electro Node 32 Points
    • 4
      CF202606104231
      CF202606104231 27 Points
    • 5
      Shashank
      Shashank 21 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,598 Points
    • 2
      oldmouldy
      oldmouldy 10,805 Points
    • 3
      eDave
      eDave 7,381 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,453 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    How can I utilize netlist & device files to place a self-created PCB package symbol

    Category: PCB Design

    By Kennn

    •

    updated over 13 years ago by AamirZ

    7 replies • 7667 views
  • Discussion

    Padstack editing

    Category: PCB Design

    By TH Designs

    •

    updated over 13 years ago by TH Designs

    8 replies • 17732 views
  • Discussion

    Want to change D2PAK footprint with TO263-3 on Orcad/Allegro PCB Editor

    Category: PCB Design

    By AamirZ

    •

    updated over 13 years ago by Mstrghettorigg

    8 replies • 6941 views
  • Discussion

    Z axis clearance constraint for High voltage nets

    Category: PCB Design

    By Robyd

    •

    updated over 13 years ago by Robyd

    4 replies • 18441 views
  • Discussion

    PCB Editor training class - no longer a frustrated user

    Category: PCB Design

    By TH Designs

    •

    started over 13 years ago

    0 replies • 477 views
  • Discussion

    Schematic and Layout

    Category: PCB Design

    By Wonderman

    •

    updated over 13 years ago by steve

    1 replies • 13894 views
  • Discussion

    About Schematic and layout...

    Category: PCB Design

    By Wonderman

    •

    updated over 13 years ago by oldmouldy

    1 replies • 14047 views
  • Discussion

    drilling optimization

    Category: PCB Design

    By narkhede

    •

    updated over 13 years ago by oldmouldy

    1 replies • 14118 views
  • Discussion

    Membrane PCB Design

    Category: PCB Design

    By gvsatish11

    •

    started over 13 years ago

    0 replies • 13529 views
  • Discussion

    cannot see grids in the flip view - v16.3

    Category: PCB Design

    By shangwu

    •

    updated over 13 years ago by steve

    3 replies • 1413 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information