• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      ltoohey
      ltoohey 66 Points
    • 2
      MZ20250602835
      MZ20250602835 62 Points
    • 3
      oldmouldy
      oldmouldy 55 Points
    • 4
      steve
      steve 45 Points
    • 4
      JCTEYSSIER0
      JCTEYSSIER0 45 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,823 Points
    • 2
      oldmouldy
      oldmouldy 11,015 Points
    • 3
      eDave
      eDave 7,551 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,236 Points
    • 5
      redwire
      redwire 5,078 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Capture complains design is opened read only when it is not

    Category: PCB Design

    By Allan M

    •

    updated over 13 years ago by SGScreen1

    8 replies • 30279 views
  • Discussion

    .brd to .step

    Category: PCB Design

    By naveenvureli

    •

    updated over 13 years ago by Poppy

    2 replies • 16865 views
  • Discussion

    Steps for Back Annotating Resequenced Refdes to CIS

    Category: PCB Design

    By dschaefer

    •

    updated over 13 years ago by steve

    5 replies • 16034 views
  • Discussion

    PTF File

    Category: PCB Design

    By maberu

    •

    started over 13 years ago

    0 replies • 14640 views
  • Discussion

    Via's connecting the wrong layers

    Category: PCB Design

    By Psytrox

    •

    updated over 13 years ago by Psytrox

    2 replies • 1390 views
  • Discussion

    High Pin Count Non-Symetric Land Pattern Creation

    Category: PCB Design

    By CCR77

    •

    updated over 13 years ago by priya05

    10 replies • 16856 views
  • Discussion

    OrCad PCB Designer Professional SI Documentation

    Category: PCB Design

    By dschaefer

    •

    started over 13 years ago

    0 replies • 12987 views
  • Discussion

    Assiging models to already placed elements in schematic?

    Category: PCB Design

    By pkat

    •

    updated over 13 years ago by oldmouldy

    1 replies • 13415 views
  • Discussion

    Question About Assigning Funckey in Cadence Allegro

    Category: PCB Design

    By ngkl99

    •

    updated over 13 years ago by steve

    1 replies • 13386 views
  • Discussion

    [PCB Designer] change line lenght

    Category: PCB Design

    By Nix042

    •

    updated over 13 years ago by kabalee

    1 replies • 16287 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information