• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      KS202606109251
      KS202606109251 85 Points
    • 2
      avant
      avant 55 Points
    • 3
      Electro Node
      Electro Node 32 Points
    • 4
      CF202606104231
      CF202606104231 27 Points
    • 5
      Shashank
      Shashank 21 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,598 Points
    • 2
      oldmouldy
      oldmouldy 10,805 Points
    • 3
      eDave
      eDave 7,381 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,453 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    ERROR 16.5

    Category: PCB Design

    By dtnbk

    •

    updated over 14 years ago by oldmouldy

    1 replies • 15406 views
  • Discussion

    Error with ORCAD 16.5

    Category: PCB Design

    By James P

    •

    updated over 14 years ago by James P

    10 replies • 22344 views
  • Discussion

    Errors on resistors

    Category: PCB Design

    By SeriousTyro

    •

    started over 14 years ago

    0 replies • 13407 views
  • Discussion

    Need help reading old Concept file -- or convert to Capture?

    Category: PCB Design

    By pitbull107

    •

    updated over 14 years ago by luvishis

    1 replies • 606 views
  • Discussion

    Allegro Design Entry HDL Component Browser Issue

    Category: PCB Design

    By CCR77

    •

    updated over 14 years ago by CCR77

    2 replies • 14986 views
  • Discussion

    Allegro Constraint Manager problems/bug

    Category: PCB Design

    By Unvincible

    •

    started over 14 years ago

    0 replies • 950 views
  • Discussion

    Orcad 16.5 PCB Editor "How to display Etch Length as I route traces" ?

    Category: PCB Design

    By ScottCad

    •

    updated over 14 years ago by ScottCad

    5 replies • 5902 views
  • Discussion

    Relative propogation delay target

    Category: PCB Design

    By CarlD

    •

    updated over 14 years ago by CarlD

    2 replies • 16287 views
  • Discussion

    Any "unroute all" command in PCB Editor 16.5

    Category: PCB Design

    By TH Designs

    •

    updated over 14 years ago by TH Designs

    1 replies • 4345 views
  • Discussion

    Padstack antipad size fighting with spacing constraint?

    Category: PCB Design

    By Centmo

    •

    updated over 14 years ago by Centmo

    3 replies • 17089 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information