• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      avant
      avant 55 Points
    • 1
      KS202606109251
      KS202606109251 55 Points
    • 3
      BC202603263145
      BC202603263145 26 Points
    • 4
      JV202605125312
      JV202605125312 20 Points
    • 4
      JR202606119023
      JR202606119023 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,598 Points
    • 2
      oldmouldy
      oldmouldy 10,805 Points
    • 3
      eDave
      eDave 7,381 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,453 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Matching Lengths

    Category: PCB Design

    By budnoel

    •

    started over 14 years ago

    0 replies • 13664 views
  • Discussion

    Cannot place part - Pin numbers do not match

    Category: PCB Design

    By gburnham

    •

    updated over 14 years ago by Bennigin

    1 replies • 8650 views
  • Discussion

    dbid:removed

    Category: Allegro X PCB Editor

    By aeris

    •

    updated over 14 years ago by aeris

    6 replies • 3555 views
  • Discussion

    Total CPU Time

    Category: Allegro X PCB Editor

    By GIL2004XP

    •

    updated over 14 years ago by GIL2004XP

    2 replies • 14596 views
  • Discussion

    Assigning Net to Layer

    Category: PCB Design

    By modestt

    •

    updated over 14 years ago by Rik Lee

    3 replies • 16264 views
  • Discussion

    Not possible to remove unwanted voids

    Category: PCB Design

    By Prapz

    •

    updated over 14 years ago by Skip Turiel

    2 replies • 15362 views
  • Discussion

    Hi Speed Features

    Category: PCB Design

    By budnoel

    •

    updated over 14 years ago by steve

    1 replies • 13812 views
  • Discussion

    drc flag does not show when using relative prop. delay

    Category: PCB Design

    By Jamez

    •

    updated over 14 years ago by steve

    1 replies • 14361 views
  • Discussion

    Subcircuit 'X' used by 'Y' is undefined

    Category: PCB Design

    By ghhv2c

    •

    updated over 14 years ago by oldmouldy

    1 replies • 6982 views
  • Discussion

    Running Java program inside Project Manager

    Category: PCB Design

    By pcbnagaraj

    •

    updated over 14 years ago by Khurana

    3 replies • 14837 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information