• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Discussion

    How to simulate a PCB with PSpice Locked

    14331 views
    0 replies
    Started over 7 years ago
    by zfan
  • Discussion

    PCB Editor: possible to adjust embedded net names "density"? Locked

    720 views
    1 reply
    Latest over 7 years ago
    by matty77
  • Discussion

    pausing skill program while in wordpad?

    9020 views
    2 replies
    Latest over 7 years ago
    by HJerry
  • Discussion

    When using package symbol creator, standard library of footprint no longer showing Locked

    13085 views
    0 replies
    Started over 7 years ago
    by James4235
  • Discussion

    PicknPlace File generated from Orcad Layout is not in correct format Locked

    24732 views
    24 replies
    Latest over 7 years ago
    by lakers024
  • Discussion

    Not allowing Dynamic shape on etch layer Locked

    17462 views
    5 replies
    Latest over 7 years ago
    by OEMTIM
  • Discussion

    Calculation of microstrip impedance in topology extraction (Allegro PCB SI) Locked

    13406 views
    0 replies
    Started over 7 years ago
    by NUTTAWUT
  • Discussion

    ERROR in 3D Canvas Viewer Export to STEP File. Locked

    14802 views
    1 reply
    Latest over 7 years ago
    by steve
  • Discussion

    How to delete components using script Locked

    14434 views
    1 reply
    Latest over 7 years ago
    by Joewi
  • Discussion

    axlDBGetDesign()->pins returns nil?

    4571 views
    8 replies
    Latest over 7 years ago
    by HJerry
  • Discussion

    PCB Editor is slow or app stop woking when I trie to move a part or symbol Locked

    13162 views
    0 replies
    Started over 7 years ago
    by Victor V
  • Discussion

    Defining Vias With Different Anti-Pads/Selected Layers In Positive Planes Locked

    1547 views
    1 reply
    Latest over 7 years ago
    by aemeehan
  • Discussion

    Renaming caused problems with pin pair definitions Locked

    13236 views
    1 reply
    Latest over 7 years ago
    by steve
  • Discussion

    Hide a schematic net name Locked

    16119 views
    1 reply
    Latest over 7 years ago
    by Neil1234
  • Discussion

    Rat shown on via despite connection Locked

    17966 views
    7 replies
    Latest over 7 years ago
    by Bijanbina
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information