• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Discussion

    Export .BRD to ASCII. ALG Locked

    22180 views
    2 replies
    Latest over 8 years ago
    by Seerup
  • Discussion

    Constraint region overrides net based constraints Locked

    17321 views
    4 replies
    Latest over 8 years ago
    by aricbeaver
  • Discussion

    Cadence Allegro UI 17.2 "productivity decrease" vs 16.6 Locked

    3447 views
    5 replies
    Latest over 8 years ago
    by excellon1
  • Discussion

    Using Variants in MCAD Export Locked

    14515 views
    2 replies
    Latest over 8 years ago
    by steve
  • Discussion

    To get resistance of track Locked

    22226 views
    8 replies
    Latest over 8 years ago
    by redwire
  • Discussion

    Bar over pin name Locked

    27345 views
    4 replies
    Latest over 8 years ago
    by redwire
  • Discussion

    cis db error Locked

    13758 views
    0 replies
    Started over 8 years ago
    by MAAC
  • Discussion

    Dynamic unused pad suppression

    19698 views
    5 replies
    Latest over 8 years ago
    by oldmouldy
  • Discussion

    is there anyway to prevent Allegro from displaying boundary for shapes? Locked

    17540 views
    5 replies
    Latest over 8 years ago
    by ToddR
  • Discussion

    DRC checks mechanical clearance Locked

    14309 views
    1 reply
    Latest over 8 years ago
    by steve
  • Discussion

    axlShell does not work

    10183 views
    4 replies
    Latest over 8 years ago
    by Eugene Yeoh
  • Discussion

    Blind Via Stackup Locked

    15887 views
    0 replies
    Started over 8 years ago
    by Sagetech
  • Discussion

    Allegro PCB Designer - removing the circuitry outside of an area Locked

    646 views
    1 reply
    Latest over 8 years ago
    by Dale Peterson
  • Discussion

    Bad PSpice net name on part Locked

    18118 views
    4 replies
    Latest over 8 years ago
    by Maviday
  • Discussion

    Extract netlist on specific area Locked

    14596 views
    1 reply
    Latest over 8 years ago
    by steve
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information