• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Discussion

    Schematic to PCB design Locked

    12527 views
    1 reply
    Latest over 9 years ago
    by steve
  • Discussion

    Large selection area of a schematic symbol!... Locked

    13535 views
    2 replies
    Latest over 9 years ago
    by Hossein1357
  • Discussion

    Exposed trace length? Locked

    13310 views
    1 reply
    Latest over 9 years ago
    by steve
  • Discussion

    extract netclass of net using extracta

    13562 views
    4 replies
    Latest over 9 years ago
    by D912349
  • Discussion

    Allegro PCB Designer - Viewing symbol property values Locked

    3272 views
    3 replies
    Latest over 9 years ago
    by FormerMember
  • Discussion

    Accepting user input with wildcards (regex help)

    14839 views
    3 replies
    Latest over 9 years ago
    by EvanShultz
  • Discussion

    [SOLVED] Netlist output configuration concatenating property fields to parts causing library name mismatch... Locked

    13532 views
    1 reply
    Latest over 9 years ago
    by DocOck
  • Discussion

    changing a pour Locked

    12452 views
    2 replies
    Latest over 9 years ago
    by docb
  • Discussion

    Design Entry HDL - Packaging matter - Library linking - "chips.prt" not found Locked

    3162 views
    1 reply
    Latest over 9 years ago
    by cadenceguru
  • Discussion

    Update PCB Without Capture Schematic? Locked

    14225 views
    3 replies
    Latest over 9 years ago
    by tsnamis
  • Discussion

    Exporting PDF in Allegro PCB Designer Locked

    19536 views
    5 replies
    Latest over 9 years ago
    by Luc S
  • Discussion

    Allegro PCB Design HDL Locked

    13844 views
    5 replies
    Latest over 9 years ago
    by Mukil
  • Discussion

    OrCAD Capture 16.3 hangs on load Locked

    27529 views
    13 replies
    Latest over 9 years ago
    by msuresh
  • Discussion

    Problem importing DXF traces Locked

    12916 views
    2 replies
    Latest over 9 years ago
    by Bert Soto
  • Discussion

    How to communicate impedance control information to the PCB house from Allegro Locked

    15258 views
    4 replies
    Latest over 9 years ago
    by redwire
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information