• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Discussion

    Eagle to orCAD? Locked

    16240 views
    4 replies
    Latest over 11 years ago
    by luvishis
  • Discussion

    Is it true autorouter cannot handle 45 degree angles? Locked

    15072 views
    2 replies
    Latest over 11 years ago
    by nmz787
  • Discussion

    Change host id in license file for cadence 16.5 Locked

    33742 views
    16 replies
    Latest over 11 years ago
    by padmaster
  • Discussion

    How to measure routed Clines of a net Locked

    14927 views
    4 replies
    Latest over 11 years ago
    by Hossein1357
  • Discussion

    How to set the DRC parametres in Constraint Manager? Locked

    13749 views
    1 reply
    Latest over 11 years ago
    by oldmouldy
  • Discussion

    DRC error Locked

    21252 views
    3 replies
    Latest over 11 years ago
    by Dhamodharann
  • Discussion

    User preference editor was not found in CADENCE? Locked

    14524 views
    2 replies
    Latest over 11 years ago
    by Dhamodharann
  • Discussion

    Single schematic for two PCBs? Locked

    13881 views
    3 replies
    Latest over 11 years ago
    by ScottCad
  • Discussion

    Default finger padstack and export .mcm to .brd

    17023 views
    4 replies
    Latest over 11 years ago
    by USSH
  • Discussion

    Find Zero line widths in Allegro design Locked

    14135 views
    2 replies
    Latest over 11 years ago
    by eDave
  • Discussion

    Single layer capacitors and die cavities Locked

    13323 views
    0 replies
    Started over 11 years ago
    by Lock2002
  • Discussion

    Ref des text size makes too bigger and thickness in plotting? Locked

    14690 views
    3 replies
    Latest over 11 years ago
    by steve
  • Discussion

    Network file issues, cannot create .psm or .art files on network. Orcad PCB Designer Professional and Allegro L Locked

    16687 views
    7 replies
    Latest over 11 years ago
    by steve
  • Discussion

    Can FPGA system planner export schematic file directly? Locked

    13273 views
    0 replies
    Started over 11 years ago
    by UnionRD
  • Discussion

    SKILL code to detect empty cells while parsing CSV file

    19598 views
    7 replies
    Latest over 11 years ago
    by mikebystedt
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information