• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Discussion

    read & write from C++ Locked

    1050 views
    2 replies
    Latest over 13 years ago
    by Alok Tripathi
  • Discussion

    move the component

    14338 views
    6 replies
    Latest over 13 years ago
    by alanf
  • Discussion

    Orcad to Allegro netlist: Net names in a hierarchical design Locked

    14723 views
    2 replies
    Latest over 13 years ago
    by archive
  • Discussion

    Problem with 12-pulse controlled rectifier (PSPICE) Locked

    13513 views
    1 reply
    Latest over 13 years ago
    by Alok Tripathi
  • Discussion

    Connect to PSPICE through command line Locked

    15458 views
    3 replies
    Latest over 13 years ago
    by irishmelode
  • Discussion

    NC Drill File Questions Locked

    15528 views
    3 replies
    Latest over 13 years ago
    by oldmouldy
  • Discussion

    Closing skill file problem.

    13350 views
    1 reply
    Latest over 13 years ago
    by fxffxf
  • Discussion

    Orcad Capture intial net name Locked

    13374 views
    1 reply
    Latest over 13 years ago
    by MarkusWe
  • Discussion

    The offset when operate the cirular polygon

    17796 views
    12 replies
    Latest over 13 years ago
    by eDave
  • Discussion

    Artwork Generation Issues (OrCAD PCB Designer Professional 16.5) Locked

    13551 views
    2 replies
    Latest over 13 years ago
    by David Yackman
  • Discussion

    OrCAD PCB Designer Questions Locked

    15739 views
    7 replies
    Latest over 13 years ago
    by David Yackman
  • Discussion

    Netrev.lst warnings Locked

    13783 views
    1 reply
    Latest over 13 years ago
    by djhutchi
  • Discussion

    Flattened schematic not differentiating the reuse designs for each module i.e. Ref Des R129_1, R129_2, etc. rather than R129 (DEHDL 16.5) Locked

    14091 views
    5 replies
    Latest over 13 years ago
    by KoolKat
  • Discussion

    Allegro Design Entry HDL version 16.3 Locked

    13700 views
    3 replies
    Latest over 13 years ago
    by KoolKat
  • Discussion

    What's mean critical IC for Design PCB? Locked

    523 views
    0 replies
    Started over 13 years ago
    by Chul
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information