• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Discussion

    thermal relief issue Locked

    13843 views
    1 reply
    Latest over 15 years ago
    by Ejlersen
  • Discussion

    Difficulty updating pin count on existing schematic/pcb Locked

    4797 views
    6 replies
    Latest over 15 years ago
    by DrLightning
  • Discussion

    How to get every report using skill language!

    16280 views
    3 replies
    Latest over 15 years ago
    by rong96
  • Discussion

    Allegro Net list input is giving error as Reference or Function designator name is missing Locked

    15002 views
    2 replies
    Latest over 15 years ago
    by Unvincible
  • Discussion

    REG:STEP OR IGES FILE GENERARTION FROM ALLEGRO Locked

    1380 views
    2 replies
    Latest over 15 years ago
    by girish
  • Discussion

    Change Testprep Probe type on individual via

    13632 views
    0 replies
    Started over 15 years ago
    by bulldog
  • Discussion

    Via to Via length or Via to pin length Locked

    14309 views
    1 reply
    Latest over 15 years ago
    by Mstrghettorigg
  • Discussion

    How to Mirror a board/circuit Locked

    9140 views
    9 replies
    Latest over 15 years ago
    by howardcowles
  • Discussion

    Translating from .brd to new .brd Locked

    14336 views
    1 reply
    Latest over 15 years ago
    by Mashak
  • Discussion

    Basic setup - Tooling hole, fiducial, route keeput from board edge

    817 views
    0 replies
    Started over 15 years ago
    by Panglossian
  • Discussion

    post processing by creatin folders

    13728 views
    0 replies
    Started over 15 years ago
    by Panglossian
  • Discussion

    To tick all the same net DRC automatically...

    13611 views
    0 replies
    Started over 15 years ago
    by Panglossian
  • Discussion

    Simple Issues

    14107 views
    2 replies
    Latest over 15 years ago
    by Panglossian
  • Discussion

    Netlisting with OrCAD Capture CIS 16 issue in Windows 7 Locked

    14733 views
    3 replies
    Latest over 15 years ago
    by BENHEC
  • Discussion

    REG:Grid Routing Locked

    891 views
    3 replies
    Latest over 15 years ago
    by redwire
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information