• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Sigrity
  3. How to assign a group of BGA pin in OptimizePI

Stats

  • State Not Answered
  • Replies 1
  • Subscribers 21
  • Views 265
  • Members are here 0
More Content

How to assign a group of BGA pin in OptimizePI

HASAN2024
HASAN2024 5 days ago

Hi there, 

I got stuck, with a simulation in OptimisePI, 

My board is bit different; it has 4000 BGA pins in bottom  and over 500 decaps.

Now , let me give you some examples then it will be easy for you to understand what I want to do.

 

Power Integrity analysis

Impedance checking

IC Device Power Pin Inductance Analysis

 

Setup

Frequency 1MHz (default)

VRM not defined

All VDDC caps are shorted

 

Need to simulate :

BGA pin inductance( Inductance observed at VDDC BGA pins ,BGA pins are defined as IC device. 

Let me  know how I can make net for this type of BGA pin row, 

 https://drive.google.com/file/d/1PtezuAY4AOoQTkx9QOZCZwMRaqkof9gE/view?usp=drive_link

BGA pin inductance a polygon is placed over the BGA row and the capacitor package keep-out/ mask is present there.

And most importantly, I don’t know how the engineer has ordered the BGA row with caps, he mentioned in his simulation result like, Row AG-BG/ Row BJ-CJ/ Row CL-DJ, where the caps are considering vertical and horizontally placed in layout. Any axis rotation?

 

  • Cancel
  • Sign in to reply
  • ShivaShankarM
    0 ShivaShankarM 1 day ago

    Hi Hasan, Nice to meet you!!

    I assume that you're trying to perform Power Pin Inductance simulation for your IC device using Sigrity OptimizePI. 

    Typically, net assignments for BGA Pins are performed during the design stage before importing to Sigrity. I was wondering if you designed the board in the Allegro environment? Before proceeding, did you verify the cross-section, component models and net assignments for BGA pins to ensure they are accurate before importing into OptimizePI?

    Thanks,

    Shiva Shankar M

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information