• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Sigrity
  3. Why does the PowerDC report show negative current through...

Stats

  • Replies 0
  • Subscribers 21
  • Views 83
  • Members are here 0
More Content

Why does the PowerDC report show negative current through component pins or vias?

ALLpdf
ALLpdf 10 days ago

When the current is negative, it means that the current is flowing from sink to VRM. A possible reason could be that there are two voltage sources connected to the component directly or through some other component, and the higher voltage source is forcing current to the lower voltage source though the component. As a result, the current through the component is negative and the higher voltage is changing the lower voltage.

Consider the following result from a VRM at 0.95V and another at 0.8V. Both are connected to the U3392 component.
 

Here, Vout = 0.8V is connected to FB2818, which is connected to U3392. 

U3392 is also connected to 0.95V.

As a result, 0.95V is forcing current to 0.8V, which is negative current through FB2818.



  • Sign in to reply
  • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information