• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Can I correct a misspelled component name while in Allegro Edtor? Locked

    12837 views
    1 reply
    Latest over 12 years ago
    by KEN13
  • Discussion

    TCL/TK utilities Locked

    1376 views
    1 reply
    Latest over 12 years ago
    by oldmouldy
  • Discussion

    PSS and PNOISE Analysis Locked

    14360 views
    2 replies
    Latest over 12 years ago
    by winniewang
  • Discussion

    How to reduce the file size of .brd and/or remove unused embedded symbols Locked

    3242 views
    4 replies
    Latest over 12 years ago
    by Yannick74
  • Discussion

    Get the hierarchical design reference and display it in the page instance Locked

    12751 views
    2 replies
    Latest over 12 years ago
    by Yannick74
  • Discussion

    missing fillet report

    12600 views
    0 replies
    Started over 12 years ago
    by seyerfred
  • Discussion

    Include a IP netlist during Synthesis of a complete design Locked

    13849 views
    2 replies
    Latest over 12 years ago
    by Bapaiah
  • Discussion

    Using existing .brd for template. Locked

    13161 views
    2 replies
    Latest over 12 years ago
    by Robert Finley
  • Discussion

    display "program running process" on unix terminal or new window Locked

    2974 views
    4 replies
    Latest over 12 years ago
    by skillUser
  • Discussion

    who can help me? who can give me a download sit of ius10.2 or 11.1 or 11.2 Locked

    13345 views
    1 reply
    Latest over 12 years ago
    by Adam Sherer
  • Discussion

    concept HDL create discrete component Locked

    13846 views
    3 replies
    Latest over 12 years ago
    by Jerry GenPart
  • Discussion

    PSS+(sampled)PAC and PSS+(sampled)PXF Locked

    6137 views
    1 reply
    Latest over 12 years ago
    by Frank Wiedmann
  • Discussion

    memory leak in ncsim Locked

    15818 views
    0 replies
    Started over 12 years ago
    by whiteriver1
  • Discussion

    dbCreateConnByName(): WARNING (DB-270004): Shorted nets Locked

    14846 views
    4 replies
    Latest over 12 years ago
    by karacaoe
  • Discussion

    Net Delay Calculation Locked

    13489 views
    0 replies
    Started over 12 years ago
    by archive
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information