• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
  3. Include a IP netlist during Synthesis of a complete des...

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 62
  • Views 13449
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Include a IP netlist during Synthesis of a complete design

Bapaiah
Bapaiah over 12 years ago

I have an IP whose netlist is available. I want to include this netlist during Synthesis of my complete SoC. I do not want to modify anything inside this Netlist. 

 What are the steps to be followed during Synthesis?  

  • Cancel
Parents
  • Bapaiah
    Bapaiah over 12 years ago
    Thanks a lot for the answer bmiller. 
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Bapaiah
    Bapaiah over 12 years ago
    Thanks a lot for the answer bmiller. 
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information