• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    ALTIUM converted file creates errors while importing Locked

    12630 views
    0 replies
    Started over 12 years ago
    by KASGD
  • Discussion

    PCB Editor 16.6 Switching off snap-to-grid Locked

    13059 views
    1 reply
    Latest over 12 years ago
    by ScottCad
  • Discussion

    Allegro Placement Challenge Locked

    13374 views
    3 replies
    Latest over 12 years ago
    by ScottCad
  • Discussion

    dbid removed

    12780 views
    1 reply
    Latest over 12 years ago
    by edaMac
  • Discussion

    Unable to do calculations involving variables in Ocean Locked

    13475 views
    1 reply
    Latest over 12 years ago
    by skillUser
  • Discussion

    a skill routine to create AMS ade state Locked

    13395 views
    2 replies
    Latest over 12 years ago
    by teapot
  • Discussion

    Error evaluating ocean expresstion Locked

    13646 views
    2 replies
    Latest over 12 years ago
    by Pedro Zamuner
  • Discussion

    Enterprise Planner support system verilog / uvm ? Locked

    13860 views
    1 reply
    Latest over 12 years ago
    by StephenH
  • Discussion

    Another CIS Config.ini Question Locked

    14949 views
    5 replies
    Latest over 12 years ago
    by Rick T
  • Discussion

    Changing Line Width Min/Max Defaults Locked

    980 views
    1 reply
    Latest over 12 years ago
    by ScottCad
  • Discussion

    How to get the legacy netlist format ? Locked

    13358 views
    2 replies
    Latest over 12 years ago
    by JM HH
  • Discussion

    Error: Trying to plot expression which do not evaluate to be plotted Locked

    15312 views
    2 replies
    Latest over 12 years ago
    by winever
  • Discussion

    startup config options for Allegro Locked

    24228 views
    8 replies
    Latest over 12 years ago
    by mpfleger
  • Discussion

    How do I count the number of holes and vias on a board? Locked

    16768 views
    1 reply
    Latest over 12 years ago
    by Oscilliscoper
  • Discussion

    Fixed Step Size in Orcad Capture Locked

    16369 views
    2 replies
    Latest over 12 years ago
    by Jothi86
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information