• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Get rod object/shape in hierarchy Locked

    1808 views
    1 reply
    Latest over 3 years ago
    by MorrisDH
  • Discussion

    How to view all pin names of a component directly without manually clicking each pin in PowerSI

    6452 views
    0 replies
    Started over 3 years ago
    by SimTech
  • Discussion

    Deleting Global Variables From Memory Locked

    8633 views
    2 replies
    Latest over 3 years ago
    by Itay I
  • Discussion

    Cumulative Distribution Function for Monte-Carlo Result Locked

    8843 views
    1 reply
    Latest over 3 years ago
    by ShawnLogan
  • Discussion

    cmin in analog option and pss option Locked

    10948 views
    2 replies
    Latest over 3 years ago
    by ShawnLogan
  • Discussion

    cannot see device terminals in results browser of AMS simulation Locked

    7575 views
    0 replies
    Started over 3 years ago
    by Richard25PLL
  • Discussion

    Route keep-in : is behavior different with Expert license verses PCB Designer license?

    8871 views
    3 replies
    Latest over 3 years ago
    by avant
  • Discussion

    lteminstep parameter doesn't work on envlp analysis Locked

    3184 views
    5 replies
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    Why to use Allegro System Capture – Using Page Borders

    7212 views
    0 replies
    Started over 3 years ago
    by DesignTech
  • Discussion

    AWRDE v22.1 (v17) is now released

    8743 views
    0 replies
    Started over 3 years ago
    by SimTech
  • Discussion

    Gate leakage current Locked

    7630 views
    0 replies
    Started over 3 years ago
    by Louis Lu
  • Discussion

    Generate symbol thumbnail with pin names Locked

    7473 views
    0 replies
    Started over 3 years ago
    by AurelBuche
  • Discussion

    Controlling Window Placement in AWR Tool

    8756 views
    2 replies
    Latest over 3 years ago
    by Durward Bins
  • Discussion

    Is that possible to write an external function and call it in Virtuoso Verilog-A through VPI Locked

    9302 views
    2 replies
    Latest over 3 years ago
    by HiddenOnee
  • Discussion

    Running LVS: missing a simInfo section in it's CDF for the current simulator. Locked

    1110 views
    0 replies
    Started over 3 years ago
    by Yongqi Hu
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information