• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. problem on simulating the Rflib components

Stats

  • Locked Locked
  • Replies 7
  • Subscribers 125
  • Views 16624
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

problem on simulating the Rflib components

ROHIT DWIVEDI
ROHIT DWIVEDI over 11 years ago

I am using a balun for Diffrential Lna simulation but the simulator produce error due to balun so plz help me how to fix it.

Cadence (R) Virtuoso (R) Spectre (R) Circuit Simulator

Version 11.1.0.523.isr15 32bit -- 6 Sep 2012

Copyright (C) 1989-2012 Cadence Design Systems, Inc. All rights reserved worldwide.

 Cadence, Virtuoso and Spectre are registered trademarks of Cadence Design Systems, Inc. All others are the property of their respective holders.

 

 

Protected by U.S. Patents: 

        5,610,847; 5,790,436; 5,812,431; 5,859,785; 5,949,992; 5,987,238;

 

        6,088,523; 6,101,323; 6,151,698; 6,181,754; 6,260,176; 6,278,964; 

   

     6,349,272; 6,374,390; 6,493,849; 6,504,885; 6,618,837; 6,636,839; 

    

    6,778,025; 6,832,358; 6,851,097; 6,928,626; 7,024,652; 7,035,782; 

       

 7,085,700; 7,143,021; 7,493,240; 7,571,401.

 

 

Includes RSA BSAFE(R) Cryptographic or Security Protocol Software from RSA Security,

 Inc.

 

User: bdwivedi   Host: smdp5   HostID: A0A100A   PID: 13041

Memory  available: 1.3395 GB  physical: 3.4485 GB

CPU Type: Intel(R) Pentium(R) 4 CPU 3.00GHz

 

         Processor PhysicalID CoreID Frequency

              0         0        0     3000.3

              1         0        0     3000.3

 

 

Simulating `input.scs' on smdp5 at 4:51:32 PM, Mon Mar 3, 2014 (process id: 13041).

 

Current working directory: /home/bdwivedi/simulation/project/DiffLNAsim/adexl/results/data/Interactive.6/1/project:DiffLNAsim:1/netlist.

Command line:

     \

        /cad/CADENCE/ccstools/cdsind1/Software/MMSIM111ISR_lnx86/tools.lnx86/spectre/bin/32bit/spectre  \

        input.scs +escchars +log ../psf/spectre.out -format psfxl -raw  \

        ../psf +lqtimeout 900 -maxw 5 -maxn 5

 

Loading /cad/CADENCE/ccstools/cdsind1/Software/MMSIM111ISR_lnx86/tools.lnx86/cmi/lib/5.0/libinfineon_sh.so ...

Loading

 /cad/CADENCE/ccstools/cdsind1/Software/MMSIM111ISR_lnx86/tools.lnx86/cmi/lib/5.0/libphilips_sh.so ...

Loading /cad/CADENCE/ccstools/cdsind1/Software/MMSIM111ISR_lnx86/tools.lnx86/cmi/lib/5.0/libsparam_sh.so ...

Loading /cad/CADENCE/ccstools/cdsind1/Software/MMSIM111ISR_lnx86/tools.lnx86/cmi/lib/5.0/libstmodels_sh.so ...

 

Time for NDB Parsing: CPU = 310.952 ms, elapsed = 312.72 ms.

Time accumulated: CPU = 310.952 ms, elapsed = 312.72 ms.

Peak resident memory used = 22.7 Mbytes.

 

Created directory input.ahdlSimDB/ (775)

Created directory input.ahdlSimDB//4234_artist_rfLib_balun_veriloga_veriloga.va.balun.ahdlcmi/ (775)

Created directory input.ahdlSimDB//4234_artist_rfLib_balun_veriloga_veriloga.va.balun.ahdlcmi/Linux/ (775)

Compiling ahdlcmi module library.

 

 

Error found by spectre during AHDL read-in.

    

ERROR (VACOMP-1008): Cannot compile ahdlcmi module library. Check the log file input.ahdlSimDB//4234_artist_rfLib_balun_veriloga_veriloga.va.balun.ahdlcmi/Linux/../ahdlcmi.out for details. If the compiler ran out of memory, use 'setenv CDS_CMI_COMPLEVEL 0', and try again. If the reason for the failure was a syntax error, contact your Cadence Customer Support representative with the netlist, log files, behavioral model files, and any other information that can help identify the problem.

    ERROR (SFE-91): Error when elaborating the instance balun. Simulation should be terminated.

 

  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 11 years ago

    ROHIT DWIVEDI said:
    Check the log file input.ahdlSimDB//4234_artist_rfLib_balun_veriloga_veriloga.va.balun.ahdlcmi/Linux/../ahdlcmi.out for details

     

    Did you look in that file? My guess is that you're trying to run on a 32-bit operating system, and that is not supported (since MMSIM11.1 and also most other releases of a similar vintage, we only support running on 64-bit operating systems, even if the software may be running in 32-bit mode). What does the UNIX command "uname -a" report?

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 11 years ago

    ROHIT DWIVEDI said:
    Check the log file input.ahdlSimDB//4234_artist_rfLib_balun_veriloga_veriloga.va.balun.ahdlcmi/Linux/../ahdlcmi.out for details

     

    Did you look in that file? My guess is that you're trying to run on a 32-bit operating system, and that is not supported (since MMSIM11.1 and also most other releases of a similar vintage, we only support running on 64-bit operating systems, even if the software may be running in 32-bit mode). What does the UNIX command "uname -a" report?

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information