Mixed language simulation

Hi, Can anyone help me how to simulate UVM testbench with SystemC design at pin level in cadence tool.. How to set UVM lib path and Systemc path and compile it.... please suggest what to refer or give an example
I am new to cadence tools, your information will be very helpfull.
Thank you vry much in advance
CDNS Forum Thread CSS JS
CDNS - Fix Layout