verilog netlist simulation

is it possible to interconnect analog and digital modules in cadence virtuoso?if possible which simulator need to use(AMS or SPECTRE VERILOG)?

If i am using only verilog netlist simulation in vituoso then which simulator need to use?

For verilog simulation is it possible to give inputs by voltage source ?

please help me.........