Community Feedback, Suggestions, and Questions How do I drive a clock signal to become an output (clock_debug...

How do I drive a clock signal to become an output (clock_debug) signal?

Good evening everyone,

I'm an undergraduate student and I'm fairly new to VLSI design. I was wondering how I could drive my clock input signal to be an output into another output pin? My approach is to do it on the layout and not change the RTL. Any guidance on this matter or resources that can help me would be greatly appreciated.

CDNS Forum Thread CSS JS
CDNS - Fix Layout