• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Analog/Custom Design
  • Analog/Custom Design Blogs

    Never miss a story from Analog/Custom Design. Subscribe for in-depth analysis and articles.

    Subscribe by email
  • More
  • Cancel
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Featured

When AI Becomes Part of Your Analog Design Workflow

If you design analog or mixed-signal circuits, each silicon generation asks you to…

Corporate
Corporate 13 Oct 2026 • 6 min read
Virtuoso AI Studio , featured , agentic ai , IP Catalog , analog design

Virtuoso Studio IC25.1 ISR8 Now Available

Virtuoso Studio IC25.1 ISR8 production release is now available for download.

Virtuoso Release Team
Virtuoso Release Team 9 Sep 2026 • 5 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Announcement blog

Analog Design Migration Made Easy With Migration Cockpit

Analog IP remains one of the most valuable and difficult-to-scale assets in semiconductor…

Vinod Khera
Vinod Khera 10 Aug 2026 • 5 min read
featured , analog IP , Automated test bench migration , parasitic aware optimization , Front to back Analog Migration
Analog/Custom Design
Latest blogs

Optimization Environment Enables Effective Reuse of Existing Design Modules

In order to complete a brand new design on time, it is an important factor to effectively…

Hiro Ishikawa 26 Jun 2009 • 1 min read
virtuoso layout migrate , optimization , Virtuoso , reuse , Custom IC Design

Things You Didn't Know About Virtuoso: RMB, OMG! ;-)

I apologize for the Internet slang in the title ( urbandictionary calls OMG "the…

stacyw 23 Jun 2009 • 2 min read
IC 6.1 , Virtuoso IC 6.1.3 , Virtuoso , Custom IC Design

Things You Didn't Know About Virtuoso: Managing Your Real Estate - Part 2

I keep my toothpaste in my bathroom. I keep the paprika in the kitchen. I keep the…

stacyw 16 Jun 2009 • 2 min read
IC 6.1 , Virtuoso IC 6.1.3 , Virtuoso , Custom IC Design

Things You Didn't Know About Virtuoso: Managing Your Real Estate - Part 1

Yeah, right...in this economy, don't talk to me about real estate. But I'm not talking…

stacyw 9 Jun 2009 • 3 min read
real estate , Virtuoso , assistants , Custom IC Design

Things You Didn't Know About Virtuoso: Editing Properties

When I was growing up, my mother would usually bake a ham for Christmas dinner. She…

stacyw 1 Jun 2009 • 3 min read
Virtuoso IC 6.1.3 , Virtuoso , Custom IC Design

Things You Didn't Know About Virtuoso: Navigator Assistant

Have you ever found yourself working with a massive schematic having to constantly…

stacyw 26 May 2009 • 3 min read
Virtuoso IC 6.1.3 , Virtuoso , Custom IC Design

Things You Didn't Know About Virtuoso: Tabs and Bookmarks

Do you remember the first time you used a browser with tabs? All of a sudden, there…

stacyw 19 May 2009 • 2 min read
Virtuoso IC 6.1.3 , Virtuoso , Custom IC Design

Don't Confuse Primary With Only

Given the small nature of the EDA industry, I have read with some interest company…

NewYorkSteve 14 May 2009 • 1 min read
mixed-signal simulators , CDNLive , Primary , analog , Sanyo , Cusstom IC Design

Things You Didn't Know About Virtuoso: Introduction

A while ago, I somehow ended up on the mailing list of a rather odd catalog called…

stacyw 12 May 2009 • 3 min read
Virtuoso IC 6.1.3 , Virtuoso , Custom IC Design

Jurassic Park IV: The Return of ANALOG

In the lab, no one can hear you scream! When I was getting my BSEE in the…

NewYorkSteve 5 May 2009 • 2 min read
analog , Incisive , encounter , Virtuoso , RF design , Custom IC Design

An Efficient and Fast Verification Flow for Analog Designs Validation using Virtuoso…

The emergence of sub-micron technologies has enabled today’s designers to include…

archive 4 May 2009 • 1 min read
CDNLive , Virtuoso , Spectre , RF design , MDL

Getting a Feel for RF

It was a delight when I read the blog by Bill Schweber of TechOnline's RF DesignLine…

archive 29 Apr 2009 • 2 min read
MMSIM , Virtuoso Analog Design Environment , Virtuoso , RF design , Circuit Design , Simulators , Custom IC Design

OpenAccess, Its Just a Database…

I suspect that in another year we’ll all stop talking about OpenAccess (OA) like…

archive 20 Apr 2009 • 3 min read
ecosystem , Virtuoso Analog Design Environment , Virtuoso , PDK , Custom IC Design , Process Design Kit , custom design technology

Part 1 - Constraint-driven Physical Design Speeds Custom IC Design Convergence

In this introductory Part I of V of this blog I will discuss the advanced node design…

craigth 15 Apr 2009 • 1 min read
Virtuoso Space-based Router , VSR , IC 6.1 , CMP , chip optimizer , Litho , DFY , CAA , Constraint-driven , Virtuoso IC 6.1.3 , Connectivity-driven , IC 6.1.4 , Custom IC Design , space based router , DFM

IC Design vs. Manufacturing Objectives - Can Both Be Achieved Concurrently?

IC designers and foundries typically have different objectives. IC designers want…

craigth 13 Apr 2009 • 3 min read
Chip finishing , Virtuoso Space-based Router , Physical placement and layout , Virtuoso IC 6.1.3 , IC 6.1.4 , Custom IC Design , custom design technology

Virtuoso, the SATs, and the Dark Knight - Part II

Well, are you still wondering what Virtuoso has to do with the SATs and The Dark…

mrkelly 6 Apr 2009 • 3 min read
Virtuoso IC 6.1.3 , Virtuoso , Custom IC Design

Connectivity and Constraint Driven Design: Will It Ever Become The Standard for Custom…

In the late 70's and early 80's system level PCB and Digital IC physical design evolved…

craigth 2 Apr 2009 • 6 min read
VSR , Virtuoso IC 6.1.3 , Virtuoso Custom Placer , CAD , IC 6.1.4 , Custom IC Design , custom design technology , VCP

What’s all the Hoopla with PDKs?

At a purely technical level, Process Design Kits are fairly innocuous. They are used…

archive 31 Mar 2009 • 2 min read
IC 6.1 , Virtuoso , PDK , Custom IC Design , Process Design Kit

Analog Design Validation: What is Your Recipe for Success?

Every analog circuit design goes through some kind of electrical validation step…

archive 31 Mar 2009 • 2 min read
Virtuoso IC 6.1.3 , Virtuoso Analog Design Environment , Virtuoso , Custom IC Design

Virtuoso, the SATs, and The Dark Knight - Part I

You are probably wondering what Virtuoso has to do with the SATs and The Dark Knight…

mrkelly 30 Mar 2009 • 1 min read
Virtuoso IC 6.1.3 , Virtuoso , Custom IC Design

Automated Digital Block Implementation Using Virtuoso

Have you ever found yourself laying out a digital block in Virtuoso where you have…

LayoutWolf 27 Mar 2009 • 2 min read
VSR , Virtuoso Custom Placer , Virtuoso , Custom IC Design , VCP

Calculating Large Signal Phase Noise Using Transient Noise Analysis

My name is Alan Whittaker and I'm in Cadence's Custom IC Proliferation Group. We…

alanw 26 Mar 2009 • 2 min read
PLL , MMSIM , RF design , Circuit Design , Simulators , Custom IC Design

Moving an Ecosystem

Recently, a colleague here at Cadence created the image of an ecosystem , whose existence…

archive 23 Mar 2009 • 1 min read
ecosystem , Virtuoso , CAD , Custom IC Design

Virtuoso MMSIM, Bringing Accuracy and Performance to a Neighborhood Near You

In order to bring our technology and developers closer to you the MMSIM team is…

JohnPierce 6 Mar 2009 • less than a min read
MMSIM , workshop , seminar , Custom IC Design

The Value of Virtuoso as an Ecosystem

An ecosystem as defined by Webster's is a "system formed by the interaction of a…

NewYorkSteve 5 Mar 2009 • 3 min read
Virtuoso , Custom IC Design , C++ , SKILL

Video Demo: Spice 2.0 - The ABCs of APS

Designers have had ubiquitous access to powerful SMP/multicore systems for years…

archive 18 Feb 2009 • less than a min read
APS , SMP , Spice 2.0 , multicore , Custom IC Design

Your Virtuoso MMSIM Portfolio 2009 Performance Outlook

John Pierce, Product Marketing Director for Virtuoso Simulation application gives…

deana 10 Feb 2009 • 1 min read
mixed-signal simulators , Chip-level simulation , MMSIM , Virtuoso IC 6.1.3 , Block-level simulation , RF design , AMS simulation , Circuit Design , Simulators , Custom IC Design , custom design technology

Virtuoso Advanced Parallel Simulation Leveraging Parallelization Technology.

There is an interesting interview with Nebabie Kebebew, Sr. Product Marketing Manager…

deana 3 Feb 2009 • less than a min read
mixed-signal simulators , Chip-level simulation , MMSIM , Block-level simulation , Virtuoso , AMS simulation , Circuit Design , Simulators , Custom IC Design , custom design technology
<>
Blog - Title

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information