• Home
  • :
  • Community
  • :
  • Blogs
  • :
  • Custom IC Design
  • :
  • Virtuosity: Virtuoso IC6.1.8 ISR1 and ICADVM18.1 ISR1 Now…

Custom IC Design Blogs

Virtuoso Release Team
Virtuoso Release Team
6 Feb 2019
Subscriptions

Get email delivery of the Cadence blog featured here

  • All Blog Categories
  • Breakfast Bytes
  • Cadence Academic Network
  • Cadence on the Beat
  • Cadence Support
  • Custom IC Design
  • 定制IC芯片设计
  • Digital Implementation
  • Functional Verification
  • IC Packaging and SiP Design
  • The India Circuit
  • Insights on Culture
  • Mixed-Signal Design
  • PCB Design
  • PCB、IC封装:设计与仿真分析
  • RF Design
  • Signal and Power Integrity (PCB/IC Packaging)
  • Silicon Signoff
  • Spotlight Taiwan
  • System Design and Verification
  • Tensilica, Design, and Verification IP
  • Whiteboard Wednesdays
  • Archive
    • Industry Insights
    • Logic Design
    • Low Power
    • The Design Chronicles

Virtuosity: Virtuoso IC6.1.8 ISR1 and ICADVM18.1 ISR1 Now Available

The IC6.1.8 ISR1 and ICADVM18.1 ISR1 production releases are now available for download at Cadence Downloads.

  • IC6.1.8 ISR1
  • ICADVM18.1 ISR1

For information on supported platforms, compatibility with other Cadence tools, and details of key issues resolved in each release, see:

  • IC6.1.8 ISR1 README
  • ICADVM18.1 ISR1 README

The above links are functional at the time of publishing. If you encounter any links that are now obsolete, visit https://downloads.cadence.com and select the release name you are interested in to access the related files. 

Here is a listing of some of the important updates made to IC6.1.8 ISR1 and ICADVM18.1 ISR1 releases:

  • Improved Track Pattern Assistant GUI (ICADVM18.1 Only)
    Use the enhanced Track Pattern assistant GUI and get the benefit of the usability enhancements - availability of commonly used commands on the toolbar, the option to collapse or expand the Filters section, and a new column in the Tracks table to identify globally active WSP tracks.

    • New Display Markers on Violating Shapes (ICADVM18.1 Only)
      Generate and display temporary markers on the violating shapes for the last operation status on the Multiple Patterning toolbar.
      • 5nm Designs Open Automatically in Layout EXL (ICADVM18.1 Only)
        Designs that use 5nm process technology can only be edited using Layout EXL. Virtuoso now automatically opens such designs in the Layout EXL cockpit, provided the required licenses are available.

      • Sweep Pcell Parameter
      • Sweep Pcell parameters to run simulations with varying topology changes.

      • Improved User Experience with Wire Assistant
        • Use the reorganized topology settings and the related options in the Wire Assistant for an improved user experience.

        • Overlapped Contacts from FGRs
          • The Clean Overlapping Contacts command now lets you clean overlapping contacts from two overlapping FGRs in the design. Overlapping contacts are removed without disturbing the placement of any non-overlapping contacts in the FGR.

          For more details on these and all the other new and enhanced features introduced in this release, see:

          • IC6.1.8 What's New
          • ICADVM18.1 What's New

          Contact Us

          Please send questions and feedback to virtuoso_rm@cadence.com.

          To receive Virtuoso release announcements like this one, and other Virtuoso-related information, directly in your mailbox, type your email ID in the Subscriptions field at the top of the page and click SUBSCRIBE NOW.

          Virtuoso Release Team

           

          • Analog Design Environment
          • ICADVM18.1
          • ADE Explorer
          • Virtuoso Space-based Router
          • ADE
          • Layout
          • Virtuoso
          • cadenceblogs
          • IC Release Blog
          • New in EDA
          • Virtuoso: The Next Overture
          • Custom IC Design
          • Virtuoso Layout Suite
          • Custom IC
          • IC6.1.8

          Share Your Comment

          Post (Login required)