Google FeedBurner is phasing out its RSS-to-email subscription service. While we are currently working on the implementation of a new system, you may experience an interruption in your email subscription service.
Please stay tuned for further communications.
Get email delivery of the Cadence blog featured here
Component heating, Joule heating, heat sinks…does the very idea of checking the stress of hundreds of devices on a board for various operating conditions make you reach for a cup of coffee?
Thousands of components, increasing complexity, device failures, PCBs with a mix of digital, analog, RF, and mechanical content, hard-to-come-by simulation models for ICs, FPGAs, semi-conductors, and many more challenges…that’s the reality of today’s electronic designs. And let’s not forget that simulation often takes a lot of time for complex, mixed-signal designs.
OK. Let’s take a deep breath. What if you have a model-less solution? You do not need models to analyze device stress. The solution also has the ability to debug, analyze, and fix stressed components in the context of the relevant circuit. Thermal analysis, you ask? Easy. The actual self-heating values of devices can be sent to any thermal tool to auto-seed device power dissipations instead of putting the rough values through datasheets. What’s more, the solution analyzes and near-instantly reports problems in the design and presents them in an easy-to-read user interface.
Analyze digital, analog, RF, and mixed-signal systems by automatically splitting a PCB design into small self-contained circuits, which are auto simulated. And, it’s simple. Also, assign your own models for better accuracy through the Electrical Stress Settings dialog.
The benefits? Instant reporting of schematic integrity and component electrical overstress with cross probing, automatic categorization of device sub-types, intuitive results, model assignment, and result filtering!
Detect schematic design errors based on component parameters and rules, thereby reducing design time and increasing design reliability. Use the Schematic Audit and Electrical Stress Settings dialogs to easily modify the required parameters and configure the rules you want to run.
And, we’ve got you covered. You can run a reliability analysis of Allegro® System Capture, OrCAD® Capture, and Design Entry HDL designs. So, why wait? Use Design Integrity and perform schematic integrity checks to ensure the correctness of a circuit in terms of component usage, values, polarity, net topology, connection polarity, and so on. Follow this up by electrical overstress calculation through estimated simulations.
In part 2 of this blog post, we look at a few rules that you can run, such as checks for single-connection nets, power nets without voltage, or differential pair net polarity mismatches.
Do SUBSCRIBE to be updated about upcoming blogs. If you have any topic you want us to cover or any feedback for us, you can write to us at firstname.lastname@example.org.