• Home
  • :
  • Community
  • :
  • Blogs
  • :
  • System Design and Verification
  • :
  • Accellera Has Done It Again! Portable Stimulus Standard…

System Design and Verification Blogs

Steve Brown
Steve Brown
15 Jun 2017
Subscriptions

Get email delivery of the Cadence blog featured here

  • All Blog Categories
  • Breakfast Bytes
  • Cadence Academic Network
  • Cadence Support
  • Custom IC Design
  • カスタムIC/ミックスシグナル
  • 定制IC芯片设计
  • Digital Implementation
  • Functional Verification
  • IC Packaging and SiP Design
  • Life at Cadence
  • The India Circuit
  • Mixed-Signal Design
  • PCB Design
  • PCB設計/ICパッケージ設計
  • PCB、IC封装:设计与仿真分析
  • PCB解析/ICパッケージ解析
  • RF Design
  • RF /マイクロ波設計
  • Signal and Power Integrity (PCB/IC Packaging)
  • Silicon Signoff
  • Spotlight Taiwan
  • System Design and Verification
  • Tensilica and Design IP
  • Whiteboard Wednesdays
  • Archive
    • Cadence on the Beat
    • Industry Insights
    • Logic Design
    • Low Power
    • The Design Chronicles

Accellera Has Done It Again! Portable Stimulus Standard Available For Review

In a press release this morning, Accellera announced availability of an Early Adopter specification of the Portable Stimulus Standard (PSS) for public review, just in time for DAC 2017 in Austin! Public review of the PSS specification will end September 15th, so your summer reading plans are now set!

We are pleased with this standard release and believe that it has the potential to provide a huge leap in automation and test productivity for the benefit of the entire industry. PSS leverages the core concepts of the Cadence Perspec System Verifier, such as actions with inputs, outputs, and constraints, nested activities with parallel and sequential operations, Aspect oriented and Object oriented programming, declarative resource management, exec blocks for realization and more. Perspec users know and have applied these proven capabilities in multiple projects world-wide.

Sharon Rosenberg will be demonstrating Perspec supporting the PSS specification (both the DSL and the C++ library) at DAC in booth #107. There will also be several technology sessions covering Perspec, and a few Expert Bar sessions to discuss PSS and Perspec with our technologists. If you wish to learn how the emerging PSS can be applied to solve and automate your specific challenges, come and visit us at DAC. Email inquiries can also be sent to pss_info@cadence.com.

To gain some appreciation for portable stimulus, read how Qualcomm is using Perspec to verify all their mobile application processor SoCs. First presented by Sanjay Gupta (Qualcomm) at CDNLive Silicon Valley 2017, Sanjay will present again at DAC on Monday @ 4pm in the Cadence theater. This adds to other Perspec successes at MediaTek, Renesas, Samsung, ST Microelectronics (1 of 2), ST Microelectronics (2 of 2), Texas Instruments (1of 2), Texas Instruments (2 of 2), and Infineon.

There are other ways to learn about PSS and Perspec at DAC – read here:

Have You Fully Verified Your Multi-Core, Cache-Coherent SoC? Learn More @ DAC

You can also learn all about the PSS specification at the “Introduction to Portable Stimulus Standard” Accellera tutorial on Monday, June 19th, at 1:30pm, in the Austin Convention Center, room18CD - register here.

In addition, there will be a Portable Stimulus Town Hall on Tuesday, June 20th, at 7:30am, in the Austin Convention Center, room 10AB – register here.

We are looking forward to seeing you at DAC and answering all your Perspec and PSS questions!

Steve

Tags:
  • CDNS |
  • Perspec |
  • Accellera |
  • pss |
  • portable stimulus |