• Discussion

  removing unused schematic folders from a design Locked

  14197 views
  2 replies
  Latest over 15 years ago
  by Aey2519
• Discussion

  What format are these plots ? Locked

  12968 views
  2 replies
  Latest over 15 years ago
  by Goblin59
• Discussion

  VHDL Procedure Call from a Verilog Module Locked

  13714 views
  0 replies
  Started over 15 years ago
  by ashfaqh
• Discussion

  Drill Slot of Footprint Locked

  18942 views
  9 replies
  Latest over 15 years ago
  by Sachin Tiwari
• Discussion

  Putting object on grid Locked

  13936 views
  1 reply
  Latest over 15 years ago
  by Andrew Beckett
• Discussion

  Using SKILL to create symbol Locked

  18916 views
  3 replies
  Latest over 15 years ago
  by LoveC
• Discussion

  How to activate Mark Net utility in virtuoso IC6.1.3.500.18 version? Locked

  13911 views
  2 replies
  Latest over 15 years ago
  by shushan
• Discussion

  Pad Seed Points Locked

  14520 views
  3 replies
  Latest over 15 years ago
  by Rik Lee
• Discussion

  using IC symbols without supply pins Locked

  13540 views
  5 replies
  Latest over 15 years ago
  by circuitmonk
• Discussion

  Input File to set Input Voltages Locked

  6742 views
  2 replies
  Latest over 15 years ago
  by StreamCX
• Discussion

  where is the sourstm.lib in my software? Locked

  13500 views
  1 reply
  Latest over 15 years ago
  by oldmouldy
• Discussion

  MixedLanguage (Verilog+VHDL) Question Locked

  2448 views
  4 replies
  Latest over 15 years ago
  by ashfaqh
• Discussion

  Is this a error Locked

  12999 views
  3 replies
  Latest over 15 years ago
  by Sachin Tiwari
• Discussion

  delay vs buffer cells Locked

  15393 views
  1 reply
  Latest over 15 years ago
  by wally1
• Discussion

  Setting up spacing between differential pairs in contraint manager Locked

  13195 views
  1 reply
  Latest over 15 years ago
  by SevenFortyOne