• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
  3. VHDL Procedure Call from a Verilog Module

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 65
  • Views 13023
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

VHDL Procedure Call from a Verilog Module

ashfaqh
ashfaqh over 15 years ago

I have a third party encrypted VHDL source (*.vhdp). 

I am using ncvhdl to compile this source into a library.

But, I want to call the library (components) from a Verilog module as verilog tasks.

So, how do I call VHDL procedures (already compiled into a library) from a Verilog module?

Thanks,

-ashfaqh

 

  • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information