• Discussion

  noise source in Power Integrity Locked

  13404 views
  2 replies
  Latest over 17 years ago
  by yelyel
• Discussion

  End Cap Cells Locked

  16048 views
  1 reply
  Latest over 17 years ago
  by Austin CAD Guy
• Discussion

  How to save global constrain settings In Allegro? Locked

  14354 views
  2 replies
  Latest over 17 years ago
  by Raam
• Discussion

  text sizes Locked

  13657 views
  3 replies
  Latest over 17 years ago
  by KeithP
• Discussion

  Percentage of copper in each layer.. Locked

  17583 views
  2 replies
  Latest over 17 years ago
  by KeithP
• Discussion

  Computer Hardware Specs for Performance Locked

  14644 views
  2 replies
  Latest over 17 years ago
  by pcbgeorge
• Discussion

  What's cadence's answer to SNPS PrimeTime VX Locked

  1176 views
  1 reply
  Latest over 17 years ago
  by archive
• Discussion

  Changing Diff Pair Primary Gap Locked

  17776 views
  7 replies
  Latest over 17 years ago
  by redwire
• Discussion

  Error importing logic Locked

  15858 views
  1 reply
  Latest over 17 years ago
  by JackieOh
• Discussion

  Encounter error "SITE FE_CORE not defined..." Locked

  718 views
  1 reply
  Latest over 17 years ago
  by Austin CAD Guy
• Discussion

  cdb to open access translation Locked

  17698 views
  3 replies
  Latest over 17 years ago
  by Austin CAD Guy
• Discussion

  Is it possibel to copy shapes of a marked net ? Locked

  17356 views
  5 replies
  Latest over 17 years ago
  by Austin CAD Guy
• Discussion

  Allegro SI - problem in creating a new DesignLink Locked

  1088 views
  2 replies
  Latest over 17 years ago
  by DavidP
• Discussion

  The secrets of practical verification Locked

  13434 views
  0 replies
  Started over 17 years ago
  by ThinkVer
• Discussion

  Integrating single vr_ad with multiple instance of AXI eVCs Locked

  13959 views
  1 reply
  Latest over 17 years ago
  by Kamal