Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
HiI'm using PCB Editor 16.6 and routing a 6 layer board with several inner power and ground planes defined as dynamic fill copper shapes with the relevant nets attached.I'm trying to slide clines which have top-to-bottom (not blind or buried) vias.I find that the vias won't cross the inner layer shape boundaries smoothly and I certainly can't get a via to sit on top of the edge of the shape.I can place a new via on a shape boundary but when I slide it later it just jumps to one side of the boundary or the other.I've tried all sorts of settings of "slide" options and "shape" options like deferring dynamic fill, disabling DRC and so on without success.So: any ideas on how I can get vias to slide smoothly across dynamic fill copper shape boundaries?Thanks in anticipation...
Try this unsupported environment variable.
It sounds like one of your inner plane shapes is static and not dynamic, or at least the same type of behavior occurs with static shapes.
Maybe you accidentally copied one of your inner plane shapes to a Via Keepout subclass - but you would see DRCs for vias that are inside the shape.
Hope this helps,Mike Catrambone
In reply to aCraig:
It works! Many thanks, Craig, for the information and for reducing my blood pressure.
I use the slide function all the time for manual routing and find it really usefull. I'm surprised that this problem has to be resolved by an undocumented function. As I missing something here I wonder, like a better way to shift clines and vias than using "Slide"?