Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Hi, I have a very important question about the display setting of
waveform (ADE). I know that I can change the colors in the display.drf -
file, but my question is how I can set more different colors? I already
know when I have more graphs as colors the line style changes
automatically, but i want more then ten colors. And one another question
is, how I can stop a simulation with a conditionally break. What I mean
is, where I can enter a function or the like in the simulation settings,
where I can define a break condition and how I can do this. For example
I want to break a simulation if the graph reach a certain voltage value . Please help
me! I don't know, how I can do this!
In reply to skillUser:
Thank you for this answere. Please can you explain this more exactly about the Veriloga. I don`t know how I can do this. And where is the Debugger.(my english is not very good)
In reply to Peach99:
I'd be wary of depending on the VerilogA debugger, because it's been end-of-lifed.
For VerilogA, you could write a model which monitored the node, and then invoked $stop or $finish to tell the simulator to end when that condition was reached.
This is also something that is doable with SpectreMDL - but if you're an ADE user, that's probably not a good solution for you.
For more information on VerilogA, look in the documentation, but also you may find A Designer's Guide to VerilogAMS useful as a place to learn more about the language.