Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Presumably your pcf file doesn't have the full path to the files, so maybe you need to do Setup->Simulation files in each test and specify an "include path" to be the directory where the spectre models live?
In reply to Andrew Beckett:
In reply to wgtkan:
Probably best to ask TSMC - I don't have access to that particular PDK (given the names of teh model files) - presumably you need to include a section containing par1fn_mc - maybe you can do a "grep" through the model files to see where it is defined?
Hopefully this is covered in the documentation with the PDK too.
Yes, you can include multiple sections from the same model file (you have to have multiple includes, of course) - numerous PDKs work this way.
Asking the PDK provider is the safest bet, because even though I might be able to guess, it's important to know what is "right".
Note that if a model file is controlled via the corners UI, the Setup->Model Libraries in the ADE XL test editor is not used - all inclusions of that file need to be done from the Corners Setup UI.
As discussed I believe you miss a required model section in your model setup which is assigning the model parameters which you get the errors for. Usually the model setting or corners are describe in the model file header, have a look there.
In reply to berndfi:
Thank you very much. I contacted the PDK provider and updated to the latest PDK. Issues are resolved.
I know the post is a little old but i was facing the same problem.
It can be fixed it by adding the model library cr018gpii_v1d0.scs section statistical noise.