Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
After any Spectre simulation, does U0 in model parameter field mean the low-field mobility of the very original one or the one infulenced by STI/WPE or any other issues? Simply put, ,
This image gives the equation of u0 under STI's influence. Is the u0 in ADE Result => Print Model Parameter list reflecting U0ref (may be a constant) or U0(already consider STI influence). If the case is the former (the initial constant) and then U0( influenced by STI) is invisiable to user; if it is the latter(influenced by STI) and then U0(the initial constant) is invisiable. How about the vth0? Does the simulation result reflect final vth0 considering any layout or other issues or only give default value which is used to compute effecitive vth0 via inner equation?
No, model parameters are model parameters; they are not affected by the instance's conditions.
In reply to Andrew Beckett:
If so, the model parameters keep unchanged. But those effects has to be reflected in certain way in real simulation. Which part has been changed under those effects from simulation perspective?
Is my following understanding correct? All those layout dependent issues are considered in such way that they are reflected in electrical or performance-related indicators or parameters. For example, the mobility affected by STI are considered in calculation of Ids. The Ids in older technology which does not consider any STI is different from the Ids in modern advanced technology whcih does consider STI effect. This impact is physically reflected in the calculation of Ids in modern simulation. While all model parameters still keep the same.
From simulation side, are there more ways to see or compare STI impact, any indicators?
In reply to Alex Liao:
In reply to berndfi:
I have reviewed the pdf file. From what I learned from this file, it seems the Cadence Assura activate the calculation of STI indicator, i.e., the result of SA,SB/SAref,SBref. However, in Virtuoso I can still measure that dimension. The STI impact is like this:
Layout Geometry => SA/SB (reflective) => mobility/velocity/Vth (physical/electrical root reason) => Performance (gain/bandwidth/phase margin) observed after simulation. The only invisiable part seems to be the root reason part. Model parameters are there without any consideration of STI. But effecitive mobility/velocity/Vth does consider STI effect because this is recorded in manual or the pdf file you provide. Are those effecitive mobility/velocity/Vth observerable or user-editable in Cadence environment or any other ADE tools?
The device model equations manual describes how the equations work (although it has a few omissions here and there, and sometimes you need to look at the Berkeley site to get the full model equations).
As I said before, you wouldn't expect to see effective information in the model parameters, because these are the input model parameters. You can however get a number of useful effective parameters for each instance by doing a dc operating point and then you'll get the "Operating Point Parameters". See "spectre -h bsim4" and you'll see there's a large number of parameters, including id, ids, vth, betaeff, gm. gds and many capacitances. I don't believe there's any output of effective mobility though.
You should see the effect of STI in the performance/behaviour of the transistors - for example, the id variation in a current mirror caused by STI (as in Bernd's presentation).
(BTW, I'm not sure why the email subject headers are ending up as gobbledegook - I'm guessing it's something to do with either the length of the subject line or the characters in it).