Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
In Cadence Virtuoso/Composer, I am trying to match multiple transistors devices in my schematic to interdigitated transistors in layout.
However, Virtuoso seems to have a problem mapping many schematic devices to a single cell in layout. How do I do this? This would be crucial for LVS, and I believe the interdigitated fingers for matching transistors is a common practice. Thanks a lot in advance!
which version of Virtuoso do you use ?
In Layout XL you can use the 'Define Device Correspondance' feature in the 'Connectivity' menu (on layout side).
You can map multiple schematic instances to one layout instance.
In reply to Alex Soyer:
Thanks for the reply.
I am using Virtuoso Layout Editor 5.10.41...
In this version, there is no 'Define Device Correspondence' in the 'Connectivity' menu,
though there is a 'Device Correspondence' in the 'Create' menu.
I can map one schematic instance to multiple layout instances here, but cadence won't allow
me to do vice versa (dragging will not select multiple schematic instances). Any help would be great.Thanks!
In reply to calbear2009:
Could you please explain how you could have multiple devices in schematic to be bound with only device on layout ?
If you have interdigitated transistors in the layout I assumed you had multiples device or maybe you have created an extra level of hiearchy.
In case you have added a level of hierarchy then you need to create this extra level of hierarchy in the schematic as well.
Anyway I'll check but I think in 5.1.41 you could not map one layout device to multiple schematic devices.
I had a bunch of transistor devices in schematic, but combined them as one transistor cell in layout (with multiple fingers).
I realized this is probably the toughest way to go.
Instead, I generated a transistor cell in layout for each transistor in schematic, and then overlapped the source or drains
of each transistor layout cell with another to create the interdigitation I desired. This fixed the problem I had, and the cells were
already mapped between schematic and layout.
I guess this is why cadence will not let me map one layout device to multiple schematic devices, since no one would do something dumb like I did. Thank you very much for helping me along the way.