• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC SKILL
  3. [Cadence Virtuoso] matching schematic transistors with interdigitated...

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 144
  • Views 16297
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

[Cadence Virtuoso] matching schematic transistors with interdigitated layout counterparts

calbear2009
calbear2009 over 15 years ago

Hi,

In Cadence Virtuoso/Composer, I am trying to match multiple transistors devices in my schematic to interdigitated transistors in layout.

However, Virtuoso seems to have a problem mapping many schematic devices to a single cell in layout. How do I do this? This would be crucial for LVS, and I believe the interdigitated fingers for matching transistors is a common practice. Thanks a lot in advance!

  • Cancel
Parents
  • calbear2009
    calbear2009 over 15 years ago

    I had a bunch of transistor devices in schematic, but combined them as one transistor cell in layout (with multiple fingers).

    I realized this is probably the toughest way to go.

    Instead, I generated a transistor cell in layout for each transistor in schematic, and then overlapped the source or drains

    of each transistor layout cell with another to create the interdigitation I desired. This fixed the problem I had, and the cells were

    already mapped between schematic and layout.

    I guess this is why cadence will not let me map one layout device to multiple schematic devices, since no one would do something dumb like I did. Thank you very much for helping me along the way.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • calbear2009
    calbear2009 over 15 years ago

    I had a bunch of transistor devices in schematic, but combined them as one transistor cell in layout (with multiple fingers).

    I realized this is probably the toughest way to go.

    Instead, I generated a transistor cell in layout for each transistor in schematic, and then overlapped the source or drains

    of each transistor layout cell with another to create the interdigitation I desired. This fixed the problem I had, and the cells were

    already mapped between schematic and layout.

    I guess this is why cadence will not let me map one layout device to multiple schematic devices, since no one would do something dumb like I did. Thank you very much for helping me along the way.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information