Stats

  • Locked Locked
  • Replies 4
  • Subscribers 144
  • Views 16301
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

[Cadence Virtuoso] matching schematic transistors with interdigitated layout counterparts

calbear2009

Hi,

In Cadence Virtuoso/Composer, I am trying to match multiple transistors devices in my schematic to interdigitated transistors in layout.

However, Virtuoso seems to have a problem mapping many schematic devices to a single cell in layout. How do I do this? This would be crucial for LVS, and I believe the interdigitated fingers for matching transistors is a common practice. Thanks a lot in advance!

Parents

  •  Hi calbear2009,

     which version of Virtuoso do you use ?

    In Layout XL you can use the 'Define Device Correspondance' feature in the 'Connectivity' menu (on layout side).

    You can map multiple schematic instances to one layout instance.

    Thanks,

    Alex

Reply

  •  Hi calbear2009,

     which version of Virtuoso do you use ?

    In Layout XL you can use the 'Define Device Correspondance' feature in the 'Connectivity' menu (on layout side).

    You can map multiple schematic instances to one layout instance.

    Thanks,

    Alex

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.