Stats

  • Locked Locked
  • Replies 0
  • Subscribers 125
  • Views 12682
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

C-only RCX extraction question

Heartilly2000

Hi,

 I ran a post-layout C-only RCX extraction to generate an av_extracted cell and probed each of the nodes of my layout to get the capitances at each node.  The weird thing is if I use ideal caps with the values of these capacitances and place them on an identical schematic and run simulations, the results are vastly different than what I get if I generate an av_analog_extracted cell and run a simulation through config.  I've made sure the schematic from config is different from the one that I added ideal caps to.  Why is there this discrepancy?  Is the capacitance probed from av_extracted a distributed capacitance that cannot be simply modeled by an ideal cap placed at the corresponding node of the schematic?

 

Thanks,

Daisy

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.