• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Change the threshold voltage ??

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 127
  • Views 15764
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Change the threshold voltage ??

kgulur
kgulur over 16 years ago

Hi,

I am a student working towards my Master's degree. I am currently doing a project where I have to design a low power circuit. The design consists of multi-Vt nmos and pmos. Can anybody help me out with this? How can I model a high Vt or low Vt transitor in Virtuoso. Although these cells are not available in the standard cell library. Can I create a cell on my own and add it to the existing library? Also, is it possible to simulate such a schematic using Spectre?

Also, is it possible to generate a layout for any design given the schematic using VirtuosoXL ?

Thanks in advance. 

Karthik

  • Cancel
  • Bernd
    Bernd over 16 years ago

    Multi threshold MOS transistors are an option of your technology.
    As a student do you design in a real technology?
    Will your design bee manufactured?
    You should check your technology documentation if you have this
    option available. Then your silicon vendor should provide you
    with the models and layout cells for Low or High Vt MOS transistors.

    This is usually nothing what a designer does itself.
    This requires specialist which have deep knowledge of modeling and
    the manufacturing process.

    Bernd

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • kgulur
    kgulur over 16 years ago

    Thanks for the reply. My design won't be fabricated but still, there must be a way to model the transistors and verify them right ? How about implementing DTS ?? That is feasible.... just for simulation purposes...

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • sience2peace
    sience2peace over 16 years ago

     Hi Dear All

    i want to use low VT MOS in my simulation by Hspice but i dont know

    how can i define it?

    help me please.

    thanks 

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information