Stats

  • Locked Locked
  • Replies 2
  • Subscribers 125
  • Views 16496
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

regarding calculation of leakage current

rkkhandelwal

how can we calculate leakage current of a circuit in cadence spectre simulator. please help me. 

  •  Hi rkkhandelwal,

    What type of leakage current?  Gate leakage?  Subthreshold conduction?  Are you designing in CMOS?  Are you characterizing a single gate or a whole design?  How accurate do you need it to be?  If you want help, I'd encourage you to be as specific as possible.

     Here are some thoughts:

    1) If you have a large digital design block, and you are looking at the non-dynamic power, bias the thing up, get it in a known stable state, and stop the clocks.  Plot the current  until it reaches a stable state.  That is your static power dissipation, which included gate leakage, and subthreshold conduction.

    2) If you are looking at gate leakage for a process, bias a transistor and plot the dc current flowing into the gate.

    3) If you are looking at subthreshold conduction leakage, step through the possible inputs and output states and look at the drain current when the circuit is at steady state.

     These are all pretty generic.  To save a current in the analog design environment, use the menu option Outputs -> To Be Saved -> Select on schematic and click on the pin of the device that you want to plot the current.

     

    Eric.

  • irst of all i m verymuch thankful to you that u reply on my post.
    actually i m working on mtcmos design tht is a low power circuit technique. so , i have to calculate standby mode power consumption .
    i have to do comparison between cmos and mtcmos leakage power consumption . presently i  m able to calculte only average power from cadence spectre simulator. presently i m working only small gates but i have to do it for a large digital network. if u can guide me further more in this regard then it will be very helpful to me . though now i will try ur suggestions and see what i can get from tjis.
     and i again want to say i m very thankful to u.
     
     
     
    regards
    rohit khandelwal
    it bhu , varanasi(u.p.)
    india
     
     
     
     
    Hi rkkhandelwal,
    What type of leakage current?  Gate leakage?  Subthreshold conduction?  Are you designing in CMOS?  Are you characterizing a single gate or a whole design?  How accurate do you need it to be?  If you want help, I'd encourage you to be as specific as possible.
     Here are some thoughts:
    1) If you have a large digital design block, and you are looking at the non-dynamic power, bias the thing up, get it in a known stable state, and stop the clocks.  Plot the current  until it reaches a stable state.  That is your static power dissipation, which included gate leakage, and subthreshold conduction.
    2) If you are looking at gate leakage for a process, bias a transistor and plot the dc current flowing into the gate.
    3) If you are looking at subthreshold conduction leakage, step through the possible inputs and output states and look at the drain current when the circuit is at steady state.
     These are all pretty generic.  To save a current in the analog design environment, use the menu option Outputs -> To Be Saved -> Select on schematic and click on the pin of the device that you want to plot the current.
     
    Eric.

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.