Stats

Locked Locked
Replies 2
Subscribers 126
Views 13294
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to make cadence like to a SUBCKT file?

I'm going to create a transistor with coded in subckt. However, if i draw a schematic on in cadence, when simulate it by hspice, it will automatically add a 'M' for my transistor. but in order to simulate a subckt, the parameter should be 'X'. Is it possible to create a new component with sub circuit? if yes, how to make it automatically appeared a 'X' in the netlist?

Bernd over 16 years ago

You have to change the 'namePrefix' in your
netlister/simulator 'Simulation Information'
of your cell CDF (Component Description Format).
If you not familiar with this browse the docs for 'CDF' or
experimetn with 'CIW->Tools->CDF->Edit..'.

Bernd
Cancel
Vote Up 0 Vote Down

Cancel
seeyouu over 16 years ago

Thank you
Cancel
Vote Up 0 Vote Down

Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.