Stats

Locked Locked
Replies 1
Subscribers 126
Views 13116
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Regarding SUBCIRCUIT

I have instances of a subcircuit< say, ABC> in different blocks of my design. But when i created netlist, the port mapping is correct only in one block.

Eg:

Three main blocks are AAA, BBB and CCC. I used ABC in AAA, BBB and CCC. But when i created netlist, the port mapping for ABC is correct only in AAA. In BBB and CCC, it is not showing all the ports of ABC.

So, i couln't make my design LVS clean.

Please tell me how to solve this.

Thanks & Regards,

Renju

Marke over 16 years ago

I think you should update the CDF of the subcircuit ABC. You can just
re-create the symbol view form the scheatic view, the CDF will update
automaticlly. Hope this can help.
Cancel
Vote Up 0 Vote Down

Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.