Stats

Locked Locked
Replies 2
Subscribers 125
Views 12937
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Layer to stop the well of a MOS

Hi,

I know that the layer called amdc1 in a process CMOS 018 can be used to block the well in a n-MOS transistor to implement native devices... But I don't know if it blocks also the doping of the substrate contacts and in general p+ implants!

Thanks a lot,

Stefano

Parents

tkhan over 16 years ago

I think this would depend on your foundry. What kit are you using and who provides it?
Cancel
Vote Up 0 Vote Down

Cancel

Reply

tkhan over 16 years ago

I think this would depend on your foundry. What kit are you using and who provides it?
Cancel
Vote Up 0 Vote Down

Cancel

Children

No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.