Stats

  • Locked Locked
  • Replies 1
  • Subscribers 126
  • Views 13262
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

HDL to Layout

Dennis Chau

Hi all,

What I am looking for is: starting from a design in HDL (VHDL/Verilog using Xilinx), is there any way to translate directly to layout (using Virtuoso LX )

Would greatly appreciate if anyone can share your experience or point me to relevant documents ?

Thanks indeed

 

  • mariek

    Hi Dennis,

    Translation from HDL to layout requires logic synthesis to map to from C, behavioral or RTL constructs to a target technology library. Digital physical implementation is then used to map a gate-level netlist to layout using optimizations for area, timing, and power. For synthesis, you may find this reference useful: http://www.cadence.com/cadence/newsroom/press_releases/Pages/pr.aspx?xml=012009_c-to-silicon

    Given your reference to Xilinx: http://www.xilinx.com/tools/designtools.htm

    Best regards,

    Marie

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.