• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Initial Condtion Error

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 125
  • Views 12504
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Initial Condtion Error

tester
tester over 16 years ago

Dear All,

I have an error regarding the initial condition while I was running the trans analysis:

c1: initial condition computed between node vc1 and vc2 is in error by 500mV (100 %)

Does any one have the simuliar problem before and how he or she solved the issue? In addition, when I setup the initial condition of the capacitor, how do I know which plate of the capacitor has the higher potential?

Thanks and have a nice day!

 

 

  • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information