• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Monte Carlo simulation

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 125
  • Views 14089
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Monte Carlo simulation

whlinfei
whlinfei over 16 years ago

Dear All,

 I have the schematic of a current matching circuit. I want to test how well the matching is using Monte Carlo simulation?

However I couldn't find it in Spectra analysis panel.

Can anyone help me with it? Or provide any other solution to find out how the matching will be in the layout simulation or in the real fabrication?

thanks  a lot.  I use IBM 130nm process.

 Best Regards,

Linfei 

  • Cancel
  • Andrew Beckett
    Andrew Beckett over 16 years ago

    In IC5141, you need to do Tools->Monte Carlo from the ADE window. You can then (on this form) specify the Analysis Variation as Process Only, Mismatch Only or Process & Mismatch.

    In IC612/IC613 you need to start ADE XL. Within ADE XL, you set the Run Mode to "Monte Carlo Sampling" and in the Run Options you can select Process, Mismatch or All.

    You should be able to read up on this in the documentation (cdsdoc in IC5141, cdnshelp in IC61).

    Best Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • whlinfei
    whlinfei over 16 years ago

    Hi Andrew,

    Thanks for your reply.

    I tried out the Mone Carlo simulation as you mentioned. The simulation worked but the result seems unrepresenting the matching performance.

    I think I might dig into the manual to find out the matching specifications of the process I use.

    I am new to this so can you kindly tell me where I might be looking for to find such info?

    I am design a current protection circuit in which I want to used a smaller NMOS to mirror the current going through the power transistor. In the schematic simulation, I manage to get the sampling current to be 1/60 of the current going through power mosfet. But I am not sure that when it comes to fabrication, will this 1/60 would be possible to achieve?

    thanks .

     Best Regards,

    Linfei

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 16 years ago
    Hi Linfei,

    It's rather hard for me to point you at where in the PDK/model documentation it covers this since I don't have access to the IBM PDK. Better for you to ask your technology provider (IBM?).

    Are you seeing any variation at all if you use "mismatch only"? If not, it may be that you're not using the right set of models; for mismatch the models need to be within subckts. There's a good explanation of this both on sourcelink and www.designersguide.org (I think in the modelling section) in a paper of monte carlo modelling.

    Regards,

    Andrew
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information